

## **REMARKS**

Claims 1-15 are pending in the present application.

This Amendment is in response to the Office Action mailed April 11, 2002. In the Office Action, the Examiner rejected claims 1, 2, 5, and 8-15 under 35 U.S.C. §102(b). In addition, the Examiner indicated allowable subject matter for claims 3-4 and 6-8 if they are rewritten in independent form including all of the limitations of the base claim and any intervening claims. Applicants have canceled claims 1 and 5, amended claims 2-3, 6, and 8-15. Reconsideration in light of the amendments and remarks made herein is respectfully requested.

### **I. CLAIM OBJECTIONS**

In the Office Action, claims 3-4 and 6-8 are objected to but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. In response, Applicants have amended Claims 3 and 6 to include the limitations of claim 1 and 5, respectively. In addition, Applicants have amended Claims 2, and 8-15 to correct claim dependencies.

Therefore, Applicants believe that newly amended independent claims 3 and 6 and their respective dependent claims are distinguishable over the cited prior art references. Accordingly, Applicants respectfully request the rejection under 35 U.S.C. §102(b) be withdrawn.

VERSION WITH MARKINGS TO SHOW CHANGES MADE

IN THE CLAIMS

The following is a set of claims showing all amended and cancelled claims.

1           1.       (Canceled) ~~A method for allocating real time audio data from a first~~  
2 ~~plurality of audio channels in a system having a first processor and a second processor, the~~  
3 ~~method comprising:~~  
4           ~~providing a second plurality of memory banks of semiconductor memory devices,~~  
5 ~~each memory bank being accessible to the first and second processors for operations~~  
6 ~~selected from the group comprising read and write operations; and~~  
7           ~~storing subsets of said audio data in the second plurality of memory banks, the~~  
8 ~~subsets corresponding to different groups of audio channels.~~

1           2.       (Twice Amended) The method of claim 1, further comprising selecting  
2 said memory banks for access by one of the first and second processors.

1           3.       (Twice Amended) The A method of claim 1 wherein for allocating real-  
2 time audio data from a plurality of audio channels in a system having a first processor and  
3 a second processor, the method comprising:  
4           providing a plurality of memory banks of semiconductor memory devices, each  
5 memory bank being accessible to the first and second processors for operations selected  
6 from the group comprising read and write operations, the second plurality of memory  
7 banks includes two memory banks; and  
8           storing subsets of said audio data in the second plurality of memory banks, the  
9 subsets corresponding to different groups of audio channels.

1           5.       (Canceled) ~~A system having first and second buses for processing real time~~  
2 ~~audio data from a first plurality of audio channels, the system comprising:~~  
3           ~~a first processor and a second processor coupled to said first and second busses,~~  
4 ~~respectively; and~~

E

5 ~~a second plurality of memory banks of semiconductor memory devices coupled to~~  
6 ~~said first and second buses for storing said audio data, said second plurality of memory~~  
7 ~~banks being accessible to the first and second processors for operations selected from the~~  
8 ~~group comprising read and write operations, said second plurality of memory banks storing~~  
9 ~~subsets of audio data, said subsets corresponding to different groups of audio channels.~~

1 6. (Amended) The A system of ~~claim 5~~ further comprises having first and  
2 second buses for processing real-time audio data from a plurality of audio channels, the  
3 system comprising:

4 a first processor and a second processor coupled to said first and second busses,  
5 respectively;

6 a plurality of memory banks of semiconductor memory devices coupled to said first  
7 and second buses for storing said audio data, said plurality of memory banks being  
8 accessible to the first and second processors for operations selected from the group  
9 comprising read and write operations, said plurality of memory banks storing subsets of  
10 audio data, said subsets corresponding to different groups of audio channels; and

11 a plurality of selectors coupled said first and second buses to select said memory  
12 banks for access by one of said first and second processors.

1 8. (Amended) The system of claim 5 6 wherein one subset of said audio data  
2 corresponds to even-numbered audio channels and one other subset of said audio data  
3 corresponds to odd-numbered audio channels.

1 9. (Twice Amended) The system of claims 5 6, wherein the memory banks  
2 include dynamic random access memories.

1 10. (Amended) The method of claim 1 3, wherein storing further comprises  
2 interleaving the subsets of data.

1 11. (Amended) The system ~~as set forth in~~ of claim 5 6, wherein the subsets are  
2 stored in the memory banks in an interleaving manner.

1           12.     (Amended) The method of claim ~~4~~ 3, wherein storing comprises storing one  
2     of the subsets of audio data in one of the memory banks, said method further comprising  
3     reading stored audio data from a second of the memory banks.

1           13.     (Amended) The method ~~as set forth in~~ of claim ~~4~~ 3, wherein the first  
2     processor performs a read operation ~~on a first memory bank~~ of the plurality of memory  
3     banks and the second processor performs a write operation on a second memory bank of  
4     the plurality of memory banks.

1           14.     (Amended) The system of claim ~~5~~ 6, wherein subsets of audio data are  
2     stored in one of the memory banks and stored audio data is read from a second memory  
3     bank of the memory banks.


1           15.     (Amended) The system ~~as set forth in~~ of claim ~~5~~ 6, wherein the first  
2     processor performs a read operation on a first memory bank of the plurality of memory  
3     banks and the second processor performs a write operation on a second memory bank of  
4     the plurality of memory banks.

**CONCLUSION**

In view of the amendments and remarks made above, it is respectfully submitted that the pending claims are in condition for allowance, and such action is respectfully solicited.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP




THINH V. NGUYEN  
Reg. No. 42,034

Dated: July 11, 2002

12400 Wilshire Boulevard, Seventh Floor  
Los Angeles, California 90025  
(714) 557-3800

**CERTIFICATE OF MAILING**

*I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on: July 11, 2002.*

  
Barbara Hayashi